The Interactive Learning Environment is designed to combine the traditional resources of a textbook with the 'hands on" design experiences that are vital to a real understanding of basic engineering principles. The L E builds on the technology developed for the World Wide Web to provide a learning environment that can be easily accessed from any browser. In addition to browseable text, JAVA-based CAD tools can be accessed through interactive figures embedded in the text where students can investigate circuit behavior under the guidance of focused tutorials.
Introduction
Our goal is to help students learn goal-oriented design of MOS digital circuits using realistic technologies e Our emphasis is on learning, rather than teaching.
We believe in learning by doing. The student can best learn to create these circuits by actually designing them personally, as well as exploring all aspects of existing designs. e Our emphasis is on design, or synthesis, even though we realize that to create the best designs it is essential to be able to comprehensively analyze new and existing designs. There is an interactive tension between analysis and synthesis, required in part due to the lack of perfect modularity; i.e., the interaction between connected modules that may require adjustment for both correctness and performance. 0 We emphasize goal-oriented design, where tradeoffs are examined over a set of designs that range over varying speed, size and power dissipation. 0 We emphasize the centrality of the circuit representation, as key to design. The circuit is the highest level of IC design abstraction that still directly represents those physical parameters that are responsible for performance. (The next level higher is the logic level.) Even though we also focus on layout as the necessary specification to interface with fabrication processes, we always extract the circuit representation from layout in order to assess both logical correctness and circuit performance. 0 We are concerned with a design environment for digital MOS circuits. These are large-swing nonlinear circuits, where the focus is on the digital logic abstraction relation to the circuit, including voltage levels and transitions, and where the possibility of noise perturbations (through both resistive and capacitive coupling) must be considered. As such, although circuit equations can be written for these circuits, they cannot be solved in closed form, so detailed circuit understanding requires simulation to accurately derive the relevant voltages and currents. e Our design environment utilizes realistic device models, including parasitics, so that meaningful quantitative simulation results can be computed. Accurate models for interconnect are also derived from the technology.
The Ideal Learning Environment
In order to realize our goals, we first conceptualize the nature of a design environment that would be ideally suited for providing the sorts of learning experiences we have in mind. There are several components of this ideal environment, which we think should be tightly integrated in a single environment (see Figure 1) . Text: Traditionally, many students have learned IC design from a text. Good design texts provide background, motivation, organization of a substantial volume of material and exploration of many facets of IC design at varying levels of detail. They provide the theory to support the intuition and experience that comes from exploring many designs. Texts are inherently linear and so are not well suited to showing multiple simultaneous relationships, although they are well suited to providinga taxonomy of material. The text has its own hierarchy and modularity, usually by the type of circuit or style, e.g., generalized inverters driving a capacitive load, so that a comprehensive circuit repertoire is exhibited. Good texts highlight general principles and provide insightful explanations of circuit action and features, and reveal inter-circuit relationships. They are less well suited for the exploration of quantitative circuit detail and the way in which circuit parameters and topology interact to provide the resultant performance. Thus, while texts have both advantages and disadvantages, they are a useful component in an overall ideal learning environment.
Toolkit: In order to explore each circuit or layout (the two representations that are central to IC design), an ideal learning environment must include an interactive toolkit of programs. Our vision for the appropriate tools has been inspired by the references [ 11- [4] . The toolkit includes the capability to capture and edit schematic and layout representations, to extract circuits from schematics and layouts, and to simulate circuits. The toolkit also includes both electrical and layout wellformedness checking (e.g., design rule checking) and can perform equivalence checking between schematic and layout representations. Hierarchy, as used in both schematics and layout, is manipulated consistently by all programs of the toolkit. Using the tools, existing schematics and layouts can be modified (in any respect) and new designs can be created. Thus circuit variations can be studied and comparisons made. All designs, both those provided by the environment and those created by the user, are savable in a group of libraries (more on this below). We think it is important to be able to make a direct and seamless transition from the circuit schematics and layouts shown in the text to what the student experiences in the toolkit environment. This can be easily accomplished if one uses the toolkit to present the figures that appear in the text; this has the added benefit that the figures can be interactive.
Clearly, the toolkit focuses on intra-circuit properties and relationships, rather than the greater emphasis on inter-circuit relationships revealed in the text component.
Once a desired circuit has been created (either from an initial circuit schematic, or extracted from a layout) then its temporal performance needs to be simulated and displayed in a way that is easy to browse and measure. Ideally, it should be possible to display any current or voltage of the circuit, as well as to display any subset of them simultaneously, by inserting appropriate voltage probes and current meters in the schematic editor. From this display, it must be possible to check on circuit constraints, such as logic levels and pullup/pulldown ratios. It is also highly useful to derive synthetic measurements such as device drive, VGS -Vm, which help to give an idea of the device's contribution to circuit performance. In this way, the learning environment toolkit provides a more extensive understanding of the circuit than that provided by the simulator alone. The probes provide a selective level of circuit performance detail and allow the learner to examine the circuit behavior in any desired way. The probe waveforms are also essential to train an intuition for circuit dynamics, e.g., for charging and discharging of capacitive nodes.
The ideal design environmentmust provide for the creation of circuit hierarchy, so that modules can be used repetitively in an overall design, and so that complex circuits can be composed for richer functionality from smaller modules that can be characterized on their own. Of course, the price of modularity and hierarchy is often performance, due to the nature of module interfaces, and the ideal environment will facilitate study of this effect. In order to compose circuits hierarchically and to promote reuse, modules are organized into libraries; students share libraries that contain primitive devices, models, sources, probes, example circuits and useful building blocks, e.g., standard cells and memories. Each module has one or more aspects drawn from an extensible set (e.g., icon, schematic, layout,netlist and waveform) and per-module propertyhalue pairs permit the construction of parameterized or generated modules.
Tutorials: We have seen above that every circuit and layout of the ideal text can be instantly edited, simulated and its waveforms displayed.This provides an extraordinarily cohesive environment for learning, but there is so much that can be studied about even the simplest circuit that guidance in the form of focused tutorials is necessary to steer the student, step by step, to those aspects of the circuit that are especially important for interactive exploration. For this reason, the ideal learning environment should provide minitutorials that point out aspects of circuit behavior, and suggest ways to modify or explore it further. In this way, the student is always directed to the study of important effects, but still has the capability to study any aspect of the circuit.
Ease of access:
The ideal learning environment should be available anywhere, anytime. It must also allow for easy sharing of designs. It must not present any installation and configuration hurdles to the user, so that the entire focus and energy of the user is centered on the design techniques to be learned, rather than complex system overhead.
Examples
We have described the components and interrelationships of an ideal design environment aimed at realizing our learning system goals. Now we describe the use of interactive learning with our prototype implementation of this environment by means of several illustrative examples. The suite of programs in the toolkit is referred to as JADE (JAVA Design Environment). Two-input NAND gate. Here, we study the effect of input arrival time on circuit delay, as shown in Figures  2 through 4 where we simulate two identicalNAND circuits with their inputs reversed. Hence for the top gate, the top input transitions first, whereas for the bottom gate, the bottom input transitions first. We focus on the falling output transition.
If all NFET pulldown devices are of the same (minimal) size (Figure 2) , delays for the two circuits are approximately equal. In the top gate, although the intermediate pulldown node has been charged up, it is quickly pulled down at the onset of the late bottom input transition. The output for both circuits is dominated by discharge of the larger load capacitance. The saturation current of the devices limits the speed of discharge of the load.
Widening pulldowns close to the supply 'kails" is often advocated in order to reduce the body effect on those devices further from the rail. But in Figure 3 , with the selected fabrication process, widening the bottom pulldown does not help the delay, even when its input transition occurs first. The waveforms show Domino Logic. In order to reduce the delay through PFET pullup chains, domino circuits have been introduced which use a precharge/evaluate timing discipline, coupled with a single P E T precharge pullup, a single NFET evaluate pulldown, and an output inverter to avoid race conditions. Here we investigate the charge sharing problem during the evaluate phase for two versions of domino circuit. Both versions introduce an extra load capacitance C, on the intermediate node below the precharge node in order to study the effects of charge sharing.
In the first domino circuit (FiguE 5 ) charge may move from the precharge node down the pulldown chain during the evaluate phase. Since the precharge node is otherwise isolated during the evaluate phase, enough charge may flow down the pulldown chain to inadvertently lower the voltage of the precharge node enough so that the inverter output switches when in fact we expected it to remain low. One way to deal with this problem is to widen the inverter devices in order to increase the capacitance of the precharge node relative to the capacitance of the nodes in the pulldown chain, at some possible cost in delay. In Figure 5 we illustrate the same effect by manipulating the extra load Cx. Note that when Cx is 7fF (top plot), the inverter output voltage VmD rises a little (less than V, ) while the precharge node voltage drops to meet the intermediate node voltage yLuE below it in the pulldown chain. But when SX is l O f F or larger (bottom plot), the inverter output switches during the evaluate phase, giving rise to a "glitch" which will propagate through the domino chain. In the second domino circuit (Figure 6 ) we explore another way to combat the inadvertent switching of the output inverter due to charge sharing from the precharge node. In this circuit, a feedback PFET 'keeper" device is introduced around the output inverter, as shown in Figure 6 . When the precharge node voltage is high, the inverter output voltage is low, holding the keeper device on, which bleeds charge from the VD, rail into the precharge node, hence replenishing charge that has been shared down the NFET pulldown chain. (Note that the keeper also helps to avoid capacitive noise coupling to the precharge node during the evaluate phase by providing a resistive path to the VDD rail.) Now, as with the previous domino version, we can increase G in order to draw charge off the precharge node during the evaluate phase. Even when C, is increased to l O f F (top plot), we see in Figure 6 that the precharge node drops in voltage, but there is only a small glitch (less than YH) on the output. CX has to rise to over 27fF (bottom plot) before the inverter output voltage switches to a high value for the duration of the evaluate phase-which will propagate an error through the domino chainillustrating the value of the keeper. By experimenting with the size of the output inverter devices, the size of the keeper (which must be weak enough to cut off the inverter pulldown when the inverter should correctly accompanying waveform plot, a small dip in the voltage of the BIT input quickly results in a large drop in the voltage of the DATA output. Two quick experiments with the circuit show how it works.
Inserting ammeters into each leg of the pullup, and another ammeter in the common pulldown path (Figure 8 ) lets us make some interesting observations about current flows. Notice that the current I.--AN flowing into the bottom NFET is relatively constant: that NFET is configured as a current source. Since the total current through the current source is fixed, the current in one leg of the pullup must 'hirror" the current in the other leg, i.e., when the current in one leg drops, the current in the other leg must increase by the same amount (and vice versa). A small drop in the BIT voltage results in a small drop in the current through the right leg of the pullup, which is then mirrored by a small increase in the current of the other leg. But why does this lead to such a dramatic change in the voltage of theDATA output? The key lies in the behavior of the PFET in the left pullup chain, through which the increased current must flow. Let's characterize the behavior of this PFET using another experiment shown in Figure 9 .
Noting that the source and gate voltages of the PFET are relatively constant (in fact the right PFET is configured as a voltage source), we can perform aDC sweep to produce the bs vs. VDs diagram shown in the switch to a high voltage), the size of the precharge device, and possible opportunities for minimizing the capacitance of nodes in theNFET pulldown chain, a high-performance domino circuit can be obtained that will not misbehave due to charge sharing.
Sense amplifier. An interesting design problem is to
construct a sense amplifiez a circuit used to rapidly detect very small changes in the voltage of memory bit lines. While CMOS gates exhibit very high voltage gain at their switching threshold, changes in the switching threshold due to variations of temperature, power supply voltages, manufacturing parameters, etc., make it exceedingly difficult to reliably bias the bit line voltage into the high-gain region of the gate input. So many memories use a variation of the double-ended sense amplifier shown in Figure 7 . As shown in the Figure 9 . IDS curves for PFET pullup in saturation accompanying waveform plot. We can see that the P E T is barely on, and that for most values of VDs the device is in saturation. This means that to get a small increase in bS, we have to have a dramatic decrease in
We can now put these two observations together to explain how the sense amplifier works: a small change in the bit line voltage produces a small drop in the current through one leg of the current mirror which must be offset by a small increase in the current through the other leg. Since the left PFET is in saturation, even a small increase in current requires a large decrease in VDs across the PFET, and hence a large drop in the output voltage. This example illustrates the value of being able to quickly conduct circuit experiments using the JADE tools in the interactive learning environment. One can easily test one's understanding of why the circuit performs as it does.
VDS.
Mask layout. Constructing a mask layout for a circuit is often tedious and fussy, especially when checking the geometry information for compliance with design rules is performed separately from the actual editing process. Drawing on the experience with the Magic layout tools [3] , the JADE layout tools (see Figure 10) have several important features that make the process more palatable (even fun!):
Design-rule checking is performed incrementally in the background in 'teal-time" [4] providing quick feedback about the correctness of most editing operations. The immediate visual feedback makes editing the layout a very forgiving process since the offending geometry is flagged and can be fixed before the error gets built into the design in ways that would be hard to fix. It's usually a simple matter to nudge the misplaced mask layer in an appropriate direction.
Pseudo layers automate the tedium of laying out multi-layer constructs such as contacts or diffusions. Since the detailed composition of mask layers is performed automatically by the system they never get out of registration.
Mask information is viewed as 'paint" rather than a collection of polygons. Most editing operations involve adding or removing 'paint" on a particular mask layer -the system automatically maintains the underlying geometry database. So, for example, creating a donut-shaped piece of mask requires only two steps-painting the background and then erasing the hole-rather than having to assemble separate pieces of mask around the perimeter.
It also eliminates much of the fussiness of mask layout since its easy to extend or trim mask elements once their correct dimensions have been determined. 
Implementation
In order to achieve a high degree of integration between the components of theILE we were obliged to construct the CAD environment from scratch. We decided to use a browser platform as the basis for the implementation for several reasons. Browsers potentially offered a standardized cross-platform environment that comes preinstalled on most new machines. This finesses a lot of the traditional problems of deploying theILE environment to multiple operating systems and hardware platforms. In the end, the browsers werent as successful as we hoped (or they claimed) at shielding us from platform issues, but they still were a significant improvement over the alternative.
Browsers can display material in many different formats (text, video, images, animations, etc.) either directly or via plug-ins. Happily there are a large number of tools available for creating and serving these materials, so almost no tool work was required in order to create a rich multimedia presentation. The only real disappointment was the poor facilities for displaying equations in a straightforward manner. We used some spit-and-bailing wire workarounds that got the job done and hopefully XML-based browsers will soon provide a more acceptable solution.
There were several alternatives for integrating the CAD tools into the browser environment. Early on we decided to implement all the functionality on the client including computationally intensive tasks such as simulation. A possible alternative was to allocate some tasks to a server, but that scales poorly as the number of users increases both in terms of performance and storage requiredto maintain the state of each session. It also makes it harder to distribute the system to other institutions or individual users who may not have the necessary server resources. Finally, the computational performance of today's client machines doesnt lag far behind that of most servers, particularly if a significant number of users are sharing the server.
We chose to develop the tools inJAVA, which we felt had several advantages over platform-specific plugs-ins or Active-X controls. "Write once, run anywhere" is an attractive siren call if one is targeting a diverse community of users. Sadly, this was more illusion than substance-we quickly discovered that there were dismaying differences in compliance, functionality and performance among the different JAVA implementations. As a stopgap measure, we focused on a particular Java implementation as the initial target.
Contrary to expectations, the performance of the tools written in Java was actually quite acceptable and continues to improve with each new release of the Java virtual machine. The multithreading support in Java made it easy to use background multitasking for computationally intensive tasks like simulation and design rule checking. This greatly improves the usability of the tools by avoiding the natural tension between accuracy, which often requires timeconsuming computations, and responsiveness, which relies on low latency execution of commands.
In order to make the tools as approachable as possible, considerable effort was made to make the user interface consistent with other graphical user interface-selection, cut/copy/paste, drag and drop, navigation, choice of buttons and organization of menus are all as one would expect. Many users can get useful work done after only a few minutes with the "getting started" tutorial. It is actually fun to use the tools, not a feeling one would expect to have after experiencing many of the commercially availableCAD tools.
Contributions
The interactive learning environment seamlessly integrates its components. Upon encountering a circuit schematic or layout in the text, it is easy to browse and modify the figure using the integrated toolkit. It is easy to pose questions and easily get answers at any level of detail. Thus students quickly learn where to look in order to make low-cost experiments. These experiments build intuition about digitalMOS circuit behavior and, together with the appropriate theory supplied in the text component and the experience gained by repeated experiments, form a solid background for creating new innovativeMOS circuits. The editor and simulator environment brings 'fife" to textual descriptions of circuits and facilitates a student's personalized understanding of circuits. Because the environment uses well-known user interface gestures, there is a shallow learning curve, providing the student user with valuable insight at minimum cost. Being web-based, the interactive learning environment poses zero administrative cost to the user, making it well suited for distance learning and life-long learning away from an institutional teaching environment.
